High-Level Verification - Methods and Tools for Verification of System-Level Designs

The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics.